Skip to content
09/14/22

Debug and Trace RTL/Microarchitecture Engineer

Tenstorrent

Minimum Qualifications

  • BS/MS/PhD in EE/ECE/CE/CS with at least 5 years of experience
  • Experience with Debug, Trace, JTAG and other design for debug (DFD) domains for an x86, ARM or RISCV based CPU
  • Experience with computer architecture/system components/network/fabrics as a part of a CPU, ASIC or SOC design team
  • Expertise in logic design and ability to evaluate functional, performance, timing and power for you design