Skip to content

Digital Design Verification Engineer


Minimum Qualifications

  • Bachelor/Master in Electrical/Computer Engineering/Engineering Science
  • Expert in hardware verification languages (SystemVerilog, SystemC)
  • Experience with UVM and coverage driven constrained random verification
  • Experience with Low power verification techniques
  • Excellent programming skills. C/C++ as well as scripting languages (Perl, tcl)

Contact Us

    By submitting this form, you agree to receive email communication from Tenstorrent. You can opt out at any time.