Back
High-Performance RISC-V Processor for Computation Acceleration and Server w/ Wei-han Lien
Our Chief CPU Architect Wei-han Lien introduces Ascalon at the RISC-V International Summit.
"Introducing Tenstorrent's high performance #riscv processor Ascalon, the disruptive high-performance processor for AI and server with the best performance and power efficiency."
Our Chief CPU Architect Wei-han Lien introduces Ascalon at the RISC-V International Summit last month.
Announcements
Open Source
Newsroom
MiniMax M3.1 Flash, Now Live on Tenstorrent
Oct 22, 2026
Announcements
Newsroom
Architecture
Tenstorrent Releases Open Source Beta of the Open Chiplet Atlas® (OCA) Harness
Oct 22, 2026
Announcements
Newsroom
PFN and Tenstorrent Selected for NEDO Project on “xPU Design and Development Incorporating Photonics Electronics Integration Technology”
Oct 21, 2026