Tenstorrent Raises a $100M Strategic Up-round Co-led by Hyundai Motor Group and the Samsung Catalyst Fund
Tenstorrent Raises a $100M Strategic Up-round Co-led by Hyundai Motor Group and the Samsung Catalyst Fund
Tenstorrent is pleased to announce that it closed a $100M strategic financing up-round led by Hyundai Motor Group and Samsung Catalyst Fund
Read more
The Ojo-Yoshida Report | Jim Keller’s Journey from CPUs to CEO
The Ojo-Yoshida Report | Jim Keller’s Journey from CPUs to CEO
'Lone wolf’ is the popular image for renowned computer architects. But Keller is no loner, having gone from hands-on engineer to CEO at AI chip startup Tenstorrent.
Read more
Tenstorrent Partners with LG to Build AI and RISC-V Chiplets for Smart TVs of the Future
Tenstorrent Partners with LG to Build AI and RISC-V Chiplets for Smart TVs of the Future
Tenstorrent and LG Electronics Inc. (LG) are pleased to announce they are collaborating to build a new generation of RISC-V, AI and Video Codec Chiplets to potentially power LG’s premium TV and automotive products of the future and Tenstorrent’s data center products.
Read more
TechTechPotato: Jim Keller talks AI Hardware on PCIe Cards
TechTechPotato: Jim Keller talks AI Hardware on PCIe Cards
CEO Jim Keller sat down with Ian Cutress to talk about the future of AI hardware.
Read more
High-Performance RISC-V Processor for Computation Acceleration and Server w/ Wei-han Lien
High-Performance RISC-V Processor for Computation Acceleration and Server w/ Wei-han Lien
Our Chief CPU Architect Wei-han Lien introduces Ascalon at the RISC-V International Summit.
Read more
Designing in 2023: 10 Problems to Solve w/ Jim Keller
Designing in 2023: 10 Problems to Solve w/ Jim Keller
Tenstorrent President and CTO Jim Keller talked about designing for the future at TSMC's 2022 Open Innovation Platform Ecosystem Forum.
Read more
Tenstorrent Announces RISCV Core Verification Kit
Tenstorrent Announces RISCV Core Verification Kit
Tenstorrent is excited to announce a foundational component for the architectural verification of any RISCV based design.
Read more